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Abstract: Problem statement:  This study mainly to study the effect of several commercial underfill 
materials to the reliability of HiCTE Flip Chip Ceramic Ball Grid Array (FC-CBGA) package due to 
Accelerated Thermal Cycling (ATC) effect. Approach: The warpage condition of package, die back 
stress, interfacial die shear stress, and solder bump fatigue for different commercial underfills were 
assessed and compared via a commercial Finite Element Analysis (FEA) under JEDEC Standard of 
ATC. The thermo-mechanical properties of underfills for simulation were obtained by using Thermal 
Mechanical  Analyzer  (TMA)  and  Dynamic  Mechanical  Analyzer  (DMA).  The  actual  package  of 
HiCTE FC-CBGA were assembled with those underfill materials and underwent ATC to be compared 
with FEA result. Results: The results from FEA and experimental were discussed to characterize the 
performance of each underfill material. The results of this study indicate that the underfill materials 
investigated, those with a glass transition temperature (Tg) and a Young
’s modulus of approximately  
above 105°C and 8-9 GPa, respectively, were appropriate  for HiCTE FC-CBGA with high lead solder 
bumps. Conclusion: The result from FEA analysis and ATC reliability test found that the underfill 
materials with high and medium low Young’s modulus has high reliability in FC-CBGA package. 
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INTRODUCTION 
 
  To  meet  the  strict  demands  for  smaller  product 
size,  lighter  weight,  and  higher  interconnection 
densities in electronics packaging, flip chip device have 
been developed. The reliability of these packages can 
be  improved  significantly  with  the  use  of  underfill 
materials (Suryanarayana et al., 1993). The necessity of 
using  an  underfill  for  improving  flip  chip  device 
reliability  is  well  documented  (Chen  et  al.,  2006; 
Paquet  et  al.,  2006).  Underfill  can  improve  the 
reliability life of flip-chip device as much as ten folds 
which provided environmental protection to the device, 
and  to  distribute  the  stress  imposed  by  Coefficient 
Thermal  Expansion  (CTE)  mismatch  between  silicon 
chip and substrate. By using an underfill material, the 
stress on the solder bumps during temperature cycling 
has been dispersed over the area of device. Thus, the 
stress on the device can be reduced and the reliability of 
the device can be enhanced (Xuefeng et al., 2009; Lau 
et al., 2000; Fan et al., 2001).   
  To some semiconductor manufacturers, the current 
study of new underfill material for  ceramic flip chip 
package becomes a matter of great concern since the 
current  material    is  giving  much  trouble  to  the 
reliability of package such as solder bump crack and 
underfill delamination after thermal cycle loading.  
  Even  though  ceramic  substrate  is  costly  material 
compared  with  organic  substrate  but  due  to  its 
suitability for high speed device, it still applicable in 
current industry.  
  In many studies, to presume the effect of underfill 
properties towards the reliability of flip-chip package, 
the application of Finite Element Analysis (FEA) tool Am. J. Engg. & Applied Sci., 3 (1): 83-89, 2010 
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was  extensively  used  and  in  order  to  verify  the 
simulation  result,  the  experimental  work  have  been 
done by conducting the thermal stress loading upon the 
real package (Yi et al., 2000; Kar and Lo, 2006; Solid 
State  Technology  Association  (JEDEC),  2004;  Zhao 
and Tay, 2003). 
  In  this  study,  the  effect  of  different  commercial 
underfill material towards the reliability of HiCTE Flip 
Chip  Ceramic  Ball  Grid  Array  (FC-CBGA)  under 
accelerated  temperature  cycling  (ATC)  were  studied. 
Dynamic  Mechanical  Analyser  (DMA)  and  Thermal 
Mechanical Analyser (TMA) analysis were conducted 
in-house to obtain the thermo-mechanical properties of 
underfill  such  as  glass  transition  (Tg),  Young’s 
modulus  (E),  Coefficient  Thermal  Expansion  (CTE). 
FEA  commercial  software,  ANSYS
®,  used  to  predict 
the  effect  of  each  underfill  material  to  the  package 
warpage condition, die back stress, die shear stress and 
solder bump fatigue. The result from FEA was verified 
by conducting ATC test (-40 to 125°C) upon the actual 
package  of  HiCTE  FC-CBGA  according  to  JEDEC 
JESD22-A104 condition G. 
 
MATERIALS AND METHODS 
 
Underfill material properties: Five different types of 
new  commercial  underfills  (namely  as  UFA,  UFB, 
UFC,  UFD,  UFE)  from  five  suppliers  were  selected 
based  on  their  suitability  for  medium  large    die  and  
fine pitch cu/low-k HiCTE FC-CBGA. 
   Due to consistent test method compared with data 
obtained from suppliers, material analysis using TMA 
and  DMA  were  conducted  in-house  for  obtaining 
underfill thermomechanical properties (Yi et al., 2000). 
CTE and Tg of cured underfill were measured using a 
TA  Instrument  TMA.  The  cylindrical  cured  underfill 
with 4.7 mm height was heated from -50 to 260°C with 
a heating rate of 10°C min
-1. 
  Young’s  modulus  of  cured  underfill  were 
determined  using  TA  Instrument  DMA  operated  in 
rectangular tension mode. Cured underfill grinded into 
cubes  with  dimension  about  15.0´2.5´1.20  mm  and 
heated from -50 to 210°C using 10°C min
-1 heating rate. 
For underfill  materials, the definition of the  mean or 
effective  CTE  was  used  for  the  implementation  in 
simulation is described by the following equation (Kar 
and Lo, 2006): 
 
1 1 2 2
2 1
(Tg T )CTE (T Tg)CTE Effect.CTE
T T
- + - =
-
        (1)            
 
where, T2 is the stress-free or reference temperature of 
the component being modelled. As T1 was -40°C and T2 
was  the  underfill’s  curing  temperature  (~165°C),  the 
effective  CTE  for  underfill  were  calculated  (Kar  and 
Lo,  2006).  The  thermo-mechanical  properties  of  all 
components in the package are shown in Table 1 and 2. 
 
FEA  modelling:  To  observe  the  effects  toward 
warpage package condition, die back stress, interfacial 
die  stress  and  underfill  strain  energy  density,  FEA 
analysis  were  performed  for  global  package  without 
bumps.  Meanwhile to observe the effect toward solder 
bump  fatigue  life,  FEA  analysis  was  performed  for 
package slice model with two outer-most bumps.  Both 
sections  were  conducted  using  FEA  commercial 
software ANSYS. 
 
Global  package  model:  The  dimensions  of  the  chip 
under  study  were  15.0´12.0´0.75  mm  and  fully 
populated  with  high  lead  solder  bumps  (Pb90Sn10) 
with  stand  off  65  µm.  The  dimension  of  the  HiCTE 
ceramic  substrate  was  33.0´33.0´1.2  mm  and  the 
underfill  fillet  height  is  considered  as  100%.  For  the 
thermal stress effect in respect to the die back or corner, 
underfill  and  die  interface  and  package  warpage, 
analysis  was  carried  out  without  bumps  where  linear 
elastic,  time  and  temperature  independent  properties 
were  assumed  for  all  materials  (Kar  and  Lo,  2006). 
Neglecting the bumps will not affect that much to the 
global  model  results.  Due  to  symmetry,  a  quarter 
symmetric global model was used with corresponding 
boundary  conditions  and  analyzed  under  accelerated 
temperature cycling (Kar and Lo, 2006). Figure 1 shows 
the generated mesh of the model for global package.  
   
Table 1: Material properties for components of FC-CBGA 
Component (ppm/°C)  E (GPa)  CTE  Poisson ratio 
Silicon die  131.50  2.80  0.27 
Solder bump (Pb90Sn10)  27.30  24.50  0.35 
HiCTE ceramic substrate  85.30  14.00  0.30 
Underfill    Refer to Table 2 
 
 
 
Fig. 1:  A  quarter  symmetric  model  for  HiCTE  FP-
CBGAAm. J. Engg. & Applied Sci., 3 (1): 83-89, 2010 
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Table 2: The thermo-mechanical properties for each underfill obtained from DMA and TMA analysis at -40°C 
Supplier  Material code  Curing temperature (
oC)  Young modulus   CTE 1/CTE 2  Eff. CTE  Tg 
    /time (min)  E (GPa)   (ppm/°C)   (ppm/°C)   
Hitachi  UFA  165
oC/90  10.20  28.60/93.20  43.60  117.30 
Nagase  UFB  160
oC/120  8.20  34.80/126.20  63.40  97.50 
Namics  UFC  165
oC/90  11.60  34.40/122.80  79.90  59.50 
Henkel  UFD  165
oC//90  8.90  25.40/85.40  42.70  105.80 
Ablestik   UFE  165
oC/90  12.00  29.30/92.80  48.70  102.40 
 
 
 
Fig. 2: A schematic of solder bump dimension for FEA 
 
 
 
Fig. 3:  A 3D slice model with mirror symmetry for two 
outermost bump 
 
 
 
Fig. 4: HiCTE FC-CBGA package after assembly and 
cured 
 
  Temperature  loading  of  the  simulation  based  on 
JEDEC JESD22-A104 condition G. The dwell or ramp 
period  was  l5  minutes  and  the  temperature  load  was 
ramped up and down between the high of 125°C and 
the low of -40°C with an increment of 10°C for each 
load  sub-step.  The  thermal  load  application  was 
assumed  to  be  uniform  throughout  the  FEA  model 
(Solid State Technology Association (JEDEC), 2004). 
Solder joint fatigue model: Viscoplastic finite-element 
simulation  methodologies  were  utilized  to  predict 
solder ball joint reliability of the package under ATC. 
Due to the complex physics that encompass this type of 
non-linear transient finite element analysis, only a slice 
model  with  mirror  symmetry  and  node-coupling 
boundary  conditions  were  modelled  in  order  to 
facilitate  reasonable  model  run  time  (Zhao  and  Tay, 
2003). Figure 2 shows a schematic geometry of the high 
lead bumps. The utilization of slice model as shown in 
Fig. 3 assures that a worst-case situation was simulated 
where  two  rows  of  bumps  near  die  corners  were 
modelled based on Darveaux's modified Anand's (Zahn, 
2000).  The  explanations  on  solder  joint  fatigue  life 
prediction  methodology  by  Darveaux  can  be  referred 
elsewhere (Xiaoyan and Wang, 2006; Darveaux, 2000). 
 
Accelerated  temperature  cycle  reliability  test:  In 
order to compare with FEA result, the actual package 
was tested under ATC. Package dimension was similar 
to the package size for FEA. The package was a high 
speed  and  high  power  microprocessor  device  for 
telecommunication application. The die was developed 
with CMOS 90  nm technology, internally engineered 
low-k  dielectric  and  Polyimide  (PI)  passivation. 
Underfill  was  capillary  dispensed  to  into  the  gap 
between  die  and  substrate  using  Asymtek  DS-9000 
Underfill  Dispenser  with  preheating  temperature  at 
100°C  and  cured  at  certain  temperature  and  time  as 
shown in Table 2. The cured package then  subjected to 
500 and 1000 cycles of  -40 to 125°C ATC following 
JEDEC  JESD22-A104  condition  G  (Solid  State 
Technology Association (JEDEC), 2004). Fig. 4 shows 
the  condition  of  package  after  assembly  and  cured. 
Package integrity after thermal stressing was assessed 
using  C-mode  Scanning  Acoustic  Microscopy  (C-
SAM) and cross sectioning inspection.  
 
RESULTS  
 
Finite element analysis: Package warpage comparison 
and die back stress: During thermal cycle loading at -
40C,  the  substrate  contracts  more  than  the  die  and 
bends into a convex shape causing a “frowning face” 
warpage  (Wenge  et  al.,  1998).  Fig.  5  shows  the 
warpage of global package  for  UFA and  Fig. 6 shows 
the comparison of warpage value between all underfills.  Am. J. Engg. & Applied Sci., 3 (1): 83-89, 2010 
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Fig. 5:  A FEA result of package warpage  for UFA  at -
40°C 
 
 
 
Fig. 6:  Warpage comparison for different underfill 
 
 
 
Fig. 7:  Comparison  of  maximum  die  back  stress  for 
different underfill 
 
  The  result  of  maximum  principle  stress  for  die 
back as depicted in Fig. 7 shows that the UFC has given 
highest maximum stress at the die edge.  Fig. 8 shows 
the contour of die back stress for UFE demonstrating  
the maximum stress concentrates at the area die’s edge. 
 
Die shear stress: High shear stress at -40°C, induced 
between  underfill  and  die  interface  lead  to  the 
delamination  in  interfacial  area  and  delaminate  the 
fragile layer of low-k ILD located in the die (Yuko et 
al., 2002). Figure 9 shows that the highest shear stress 
can be observed in the area of interface between die and 
underfill  and  concentrated  in  the  corner  of  the  die. 
Figure 10 shows the comparison of die corner stress at 
maximum value for different underfill materials. 
 
 
Fig. 8:  A contour of principle  stress  at die for UFA at 
-40°C 
 
 
 
Fig. 9: Highest shear stress occurred at die’s interfacial 
 
   
Fig. 10:  Comparison  of  maximum  die  corner  shear 
stress for different underfill 
 
Solder  bump  fatigue  life:  The  Von  Mises  stress 
(Sxy)  and  inelastic  strain  (W)  after  second  cycle  of 
thermal loading for UFE are exhibited in Fig. 11a and b 
respectively while Fig. 11c shows the contour of solder 
plastic work density after second cycle of ATC at -40°C 
for  UFE  and  the  outermost  solder  bump  has  it 
maximum value. The comparison among underfill for 
its effect to solder fatigue life is shown in Fig. 12. 
 
Package under ATC: The size of the samples for each 
underfill  type  was 30 based  on industry requirement. 
Table  3  lists  the  reliability  test  results  with  all 
underfills.  Figure  13  shows  the  sample  of  failure 
condition captured by C-SAM after ATC 1000 cycles. 
Figure 14 shows the cross-section of three outermost 
bumps for the failed sample of UFC.  Am. J. Engg. & Applied Sci., 3 (1): 83-89, 2010 
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(a) 
 
 
(b) 
 
 
(c) 
 
Fig. 11:  (a) A contour of solder von mises stress in 2nd 
cycle at -40°C for UFE, (b) A contour of von 
mises elastic strain in 2nd cycle at -40°C for 
UFE,  (c)  A  Contour  of  solder  plastic  work 
density after second cycle for UFE 
 
 
 
Fig. 12:  Comparison  of  solder  fatigue  life  for              
different underfills after 2
nd cycle 
 
Table 3:  Result of ATC test for each underfill material. All underfill 
exhibits  no voids and delamination before ATC test 
Underfill  UFA  UFB  UFC  UFD  UFE 
Before ATC  0/30  0/30  0/30  0/30  0/30 
ATC 500 cycles  0/30  4/30  8/30   0/30  4/30  
ATC 1000 cycles  0/30  6/30  20/30  0/30  4/30  
 
  (a)  (b)  (c)  (d) 
 
Fig. 13:  CSAM photo for after ATC 1000 cycles, (a) 
Ackage condition for UFA and UFD without 
delamination,  (b)  Severe  delamination 
condition for UFC, (c) Delamination condition 
for UFB, (d) Delamination condition for UFE 
 
 
 
Fig. 14:  Condition of  solder crack in three outermost 
bump (left side of package) for UFC 
 
DISCUSSION 
 
Finite element analysis: Package warpage comparison 
and die back stress: Fig. 6 clearly shows that package 
with UFC has lowest  warpage compared with others.   
Package  with  UFA  and  UFD  have  highest  warpage 
value in the list. This condition can be attributed to the 
value  of  underfill’s  Tg  where  the  higher  the  Tg  the 
higher  the  warpage.  This  result  agreed  with  work 
performed by Wenge et al. (1998). As conclusion, the 
lower  the  warpage  the  better  the  reliability  of  the 
package can be achieved. It was reported that the higher 
the stress, the die edge crack tends to occur with higher 
probability  (Fan  et  al.,  2001).  This  agreed  with  the 
result obtained in Fig. 7. Therefore, UFA has the lowest 
risk to have the die edge crack. Figure 8 shows the area 
of highly stress concentration at die’s edge where it can 
contribute to crack.   
 
Die shear stress:  At temperature of -40°C,  high shear 
stress  can  be  induced  between  underfill  and  die 
interface lead to the delamination in interfacial area and Am. J. Engg. & Applied Sci., 3 (1): 83-89, 2010 
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delaminate the fragile layer of low-k ILD located in the 
die (Yuko et al., 2002). This situation was of high risk 
to  interface  delamination  due  to  high  modulus  and 
stiffness of the material (Yuko et al., 2002). UFA and 
UFD were predicted as the favorable candidate giving 
lowest  impact  to  delamination  since  these  material 
having lower modulus under  at -40°C during thermal 
cycling. 
 
Solder bump fatigue life: The solder joint viscoplastic 
strain  energy  density  accumulated  per  thermal  cycle 
was  used  to  evaluate  the  fatigue  life  of  bump 
interconnects  and  usually  referred  as  the  amount  of 
“plastic work” accumulated per cycle (Zhao and Tay, 
2003; Zahn, 2000; Xiaoyan and Wang, 2006; Darveaux, 
2000).  It  clearly  shown  in  Fig.  11  a  and  b  that  the 
maximum  shear  stress  and  inelastic  strain  energy 
density  occurs  near  the  outermost  edge  of  the  solder 
bump.  The  lower  the  inelastic  strain  energy  density 
accumulated per TC cycle (∆W), the longer the thermal 
fatigue life of the solder joint (Zahn, 2000). The result 
in Fig. 12 shows the UFA, UFD and UFE generated the 
lower solder work per cycle as compared with UFB and 
UFC. This condition induced lower solder fatigue life 
for  all  materials  except  UFC.  According  to  previous 
researcher  (Xiaoyan  and  Wang,  2006),  low  Tg  has 
possible to induce solder bump crack,  while  high Tg 
can protect the bump from failure.  
 
Package  under  ATC:  Normally,  interface 
delamination between die and underfill were found as 
dominant failure in sample after ATC test (Chen et al., 
2006). The open failure samples were extremely found 
in  UFC  after  ATC  500  cycles  and  1000  cycles  with 
highest  failure rate of 8/30 and 20/30 respectively as 
stated in Table 3. Meanwhile a few open failures found 
in UFD and UFE after 500 and 1000 cycles.  However, 
UFA  and  UFB  passed  ATC  500  and  1000  cycles 
without any failure. This outcome verified result in die 
shear  stress  using  FEA  simulation  which  UFC  has 
possibility  to  generate  highest  die  stress  and  induced 
delamination particularly  at corners of the die edge. In 
this  case  UFA  and  UFD  have  lowest  risk  upon 
delamination.  The  delamination  in  the  package  with 
UFB,  UFC  and  UFE  were  found    to  be  due  to  poor 
adhesion and high die shear stress(Suryanarayana et al., 
1993; Chen et al., 2006). In principle, the  package with 
UFC  has  the  lowest  thermo-mechanical  reliability 
because it has low Tg and high CTE value (Lau et al., 
2000). In the other hand, the package with the underfill 
material  of  high  Tg  and  low  CTE  value  allowed  the 
thermal  and  mechanical  stresses  to  be  well  absorbed 
and distributed in the package (Chen et al., 2006). 
      As  depicted  in  Fig.  13,  most  of  delamination 
occurred in the die’s corner. Package with UFC shows 
severe delamination at die corners as well as interface 
of underfill and solder mask of plastic substrate. This 
also agreed with the simulation result discussed in die 
shear stress section. To investigate  failed samples for 
solder  bump,  the  package  was  subjected  to  cross-
section and inspection under   Scanning  Electronic  
Microscope  (SEM)  as  shown  in  Fig.  14. The  solder 
bump  cracking  was  found  at  the  outermost  bump 
location owing to the package with UFC has higher 
bump  shear  stress  fatigue  than  others.  Outermost 
bump 1 and 2 show crack while no crack occurred at 
the third bump. 
  No solder bump crack were found for the package 
with others underfill type. This observation agreed with 
prediction performance for solder fatigue as depicted in 
Fig. 12. UFC was induced higher die shear stress at the 
die corner than others. This implies the adhesive force 
between  die  and  underfill  was  not  good  enough 
(Chungpaiboonpatana and Shi, 2005). This was agreed 
with simulation result presented in Fig. 8 where UFC 
had the highest die corner shear stress.  
  For  die  back  observation,  no  crack  event  was 
observed  since  all  samples  has  low  fillet  height  after 
cured. The die back stress was more influenced by fillet 
geometry even though underfill material have some effect 
too. The effect from underfill material was reported as not 
critical factor to die back reliability (Fan et al., 2001). The 
fillet  height  and  width  affect  the  die  back  stress  and 
possible to induce the cracking in die edge.  
 
CONCLUSION 
 
  A  study  on  the  effect  of  different  thermo-
mechanical properties of underfill  to the reliability of 
HiCTE Flip Chip Ceramic Ball Grid Array (FC-CBGA) 
package  due  to  Accelerated  Thermal  Cycling  (ATC) 
was  presented  in  this  paper.  It  was  found  that  UFC 
which  supplied  from  demonstrated  worst  impact  to 
solder  crack  and  delamination  when  thermal  cycling 
stress loaded into the package due to low Tg, high CTE 
and high Young’s modulus. Two favourable  candidates 
which demonstrated good reliability after using  FEA 
analysis and reliability test  were UFA and UFD.  Both 
materials  produced  no  delamination  and  solder  bump 
crack after ATC reliability test. The material with high 
Tg  and  medium  low  of  Young’s  modulus  resulting 
good protection to solder bump crack and die/underfill 
interfacial  failure.  This  study  suggested  that  the 
underfill materials with a glass transition temperature 
(Tg) and a Young’s modulus of approximately  above 
105°C  and  8-9  GPa,  respectively,  were  suitable Am. J. Engg. & Applied Sci., 3 (1): 83-89, 2010 
 
89 
properties value in order to pass the industry standard 
of ATC test for HiCTE FC-CBGA. 
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